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Integrated-circuit patterns, such as those of transistor gates, usually consist of multivertex paths
whose line segments are along two orthogonal directions. Such patterns are sometimes called
“Manhattan structures” and are typically designed to achieve the highest packing density with a
given linewidth. Owing to their arbitrary shapes, these patterns are predominantly generated via
electron-beam lithography, a serial process which is inherently slow compared to parallel processes.
Moreover, throughput is further reduced with the necessity of proximity correction in electron-beam
lithography. On the other hand, interference lithography is a low-cost, parallel process that can
achieve small linewidths and pitches, yet the achievable patterns are limited to gratings or other
periodic structures. Here the authors propose to synthesize arbitrary Manhattan structures from
regular structures such as gratings via cutting and stitching. They demonstrate the cutting and
stitching of large-area, highly smooth gratings formed by interference lithography and
orientation-dependent etch of silicon. Our method could significantly reduce the writing time in
electron-beam lithography for pattern generation and requires no proximity correction. © 2009
American Vacuum Society. 关DOI: 10.1116/1.3264677兴

I. INTRODUCTION
Integrated circuits 共ICs兲 are ubiquitous and are essential to
a variety of applications ranging from computing, communication, to industry control, entertainment, etc. For highthroughput manufacturing of ICs, duplicating the circuit patterns on masks or templates via photons 共e.g., optical
projection lithography兲 or mechanical interaction 共e.g.,
nanoimprint lithography1兲 is preferred due to its ability to
transfer billions of pixels in one exposure.2 Meanwhile, patterns on masks and templates must be generated with a tool
capable of placing a large variety of high-resolution features
at arbitrary locations specified by the design. Such a process
is typically serial and time consuming. The current state of
the art for IC mask making is the electron-beam lithography
共EBL兲, including both Gaussian-beam and variable shaped
beam lithography systems, with the latter being applied in
the manufacturing of application specific integrated circuits
共ASICs兲. However, the decreasing feature sizes on the
masks, as well as resolution enhancing techniques such as
optical proximity correction, lead to more stringent requirements in placement accuracy and to larger amount of pixels
to be exposed in serial fashion. Furthermore, proximity effects in EBL need to be corrected at every turn along the path
and at the ends of the paths. This will require a beam step
size smaller than the minimum linewidth and will further
reduce the throughput of the electron-beam lithography.
The long pattern generation time and stringent pattern fidelity requirements in mask/template production translate to
long turn-around time and high cost for IC masks/templates.
While such cost can be amortized in large-volume productions, it is prohibitive for prototyping new device and circuit
designs and also causes a significant cost disadvantage for
a兲
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low-volume manufacturing of ASICs. In nanoimprint lithography, low-cost template generation is desirable even for
high-volume production, as the templates may accumulate
defects during imprint, and consequently having a low
lifetime.2
It is therefore important, in parallel to maskless lithography, to develop a method that can reduce the turn-around
time and cost of mask/template sets. This could significantly
reduce the cost of small-volume ASICs and allow them to
get access to latest integrated-circuit manufacturing technology. It could also allow rapid circuit prototyping, therefore
reducing the time to market and avoiding costly circuit design flaws.
II. SYNTHESIZING ARBITRARY MANHATTAN
STRUCTURES VIA CUTTING AND STITCHING
GRATINGS
Here we propose and demonstrate an approach which explores the pseudoperiodic characteristic of Manhattan structures to achieve parallelism in template making and potential
mask making. Fritze et al. explored the double exposure
method in which the first exposure images high resolution
dense gratings using maskless interference lithography, followed by second exposure using mainstream projection lithography to cut the gratings into geometries useful for
complementary-metal-oxide-semiconductor
fabrication.3
While it is possible to place most of the transistor gates along
grating lines, it is also very important to have a mechanism
to create line segments that are orthogonal to the grating
teeth. This gives one the flexibility to connect line segments
in different grating teeths and helps minimize the area of a
specific design. Therefore, in addition to cutting, stitching
the gratings at specific locations is highly desirable, even if
the amount of “stitches” in a design is small.
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FIG. 1. 共Color online兲 Illustration of the synthesis of arbitrary Manhattan
structures from gratings. After the grating teeth are patterned, they are cut at
specific locations and then connected together by stitches to form designed
pattern.

The strategy to generate arbitrary Manhattan structures
from regular structures such as gratings is illustrated in Fig.
1. Gratings can be cut and then stitched together at designed
locations. The areas to be cut or stitched can be significantly
reduced when compared to the total area of grating teeth,
cuts, and stitches. We will form highly smooth gratings by
orientation-dependent etching of the 关110兴 silicon. This could
mitigate the issue of line-edge roughness in nanometer-scale
transistors. Grating patterns will be patterned with highthroughput methods such as laser interference lithography,
which significantly reduces the electron-beam time required
for pattern generation.
III. ACHIEVING HIGHLY SMOOTH GRATINGS
A 关110兴 oriented silicon wafer was first oxidized in dry O2
in a table-top furnace 共Blue-M兲 at atmosphere to yield a
70 nm thick oxide. An antireflective coating layer 共BARLi,
from AZ Electronic Materials兲 of 150 nm was then spun on
the oxide, followed by a 220 nm thick PFI-88 photoresist
共from Sumitomo兲. 200 nm pitch gratings were exposed with
laser interference lithography in a class-10 clean room. The
interference lithography is a Lloyd’s mirror setup4 with a
continuous-wave He–Cd laser operating in single frequency
mode at 325 nm as light source. Gratings were manually
aligned along the 关111兴 crystal orientation of the 关110兴 Si
wafer.
The BARLi was etched with photoresist as mask in a
high-density plasma etching tool 共Panasonic E620兲 with O2
plasma. The selectivity between the PFI-88 and BARLi is
about 1. Reactive ion etching with CHF3 in the same tool
transferred the grating into the oxide layer 关Fig. 2共a兲兴. The
slanted sidewall was primarily due to the low selectivity between the PFI-88 and BARLi.
When transferring the grating into silicon, we took advantage of the orientation-dependent silicon wet etching. In basic solutions, such as potassium hydroxide 共KOH兲 or tetramethy ammonium hydroxide 共TMAH兲, the etch rate of 关111兴
plane in silicon is two order-of-magnitude slower than 关100兴
or 关110兴 planes.5,6 With the patterned oxide layer as etch
mask, gratings with highly smooth sidewalls were achieved
with 14% 共in weight兲 KOH wet etching at 55 ° C 关Fig. 2共b兲兴.
JVST B - Microelectronics and Nanometer Structures
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FIG. 2. 共Color online兲 共a兲 Gratings etched into thermal oxide. The pattern
was generated via interference lithography. Roughness is noticeable; 共b兲
KOH etched Si gratings with highly smooth sidewalls.

This shows that we can tolerate relatively high line-edge
roughness in the oxide mask layer due to the self-smoothing
effect of orientation-dependent etching.
The period of gratings generated with our interference
lithography setup is limited by the wavelength of the exposure light 共325 nm兲. The minimum pitch obtained by this
technique using our exposure system is around 170 nm,
which is about half of the He–Cd laser wavelength when the
exposure is done in air. Grating pitches of 44 nm or less have
been generated with 157 nm laser source7 or synchrotron.8
Unfortunately such light sources are unavailable to us. For
the purpose of demonstrating our technology, we used
electron-beam lithography to generate the grating at 64 nm
pitch. A negative-tone electron-beam resist, hydrogen silsesquioxane 共HSQ兲 from Dow Corning Co. 共Fox-12兲 was used.
Upon exposure to an electron beam, HSQ undergoes crosslinking following the dissociation of the Si–H bond of the
structure.9 The cross-linked area of the HSQ is insoluble to
alkaline hydroxide developer10 and has etch mask properties
similar to that of SiO2. A layer of 45 nm HSQ was spun on
the 关110兴 silicon wafer and soft baked at 175 and 220 ° C for
2 min on hot plates, respectively, to remove the solvent.
Then it was exposed by electron beam 共Vistec VB6兲 at
0.6 nA beam current with 2 nm step size at 100 kV, followed by the development in TMAH for 1 min 关Fig. 3共a兲兴. In
order to enhance the etch resistance of HSQ, the sample
underwent rapid thermal annealing at 1000 ° C for 2 min in
N2 environment. Grating was then etched into Si at 30 ° C in
7% 共in weight兲 KOH, with megasonic agitation. Figure 3共b兲
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FIG. 3. 共Color online兲 共a兲 Gratings in 45 nm thick HSQ at 64 nm pitch.
Roughness is clearly visible; 共b兲 KOH etched Si with highly smooth
sidewalls.

shows the generated gratings with highly smooth sidewalls at
25 nm linewidth and 64 nm pitch, better than those generated directly with electron-beam lithography 关Fig. 3共a兲兴.

(d)

FIG. 4. 共Color online兲 共a兲 Schematic of the cutting process. A thick photoresist for e-beam lithography, such as ZEP 520A, is spun over the grating
and exposed by EBL at designed locations. Grating teeth not protected by
the ZEP 520A will be etched away by reactive-ion etch. Finally the resist is
removed by oxygen plasma. 共b兲 An orthogonal cut in 200 nm pitch grating
formed by interference lithography and orientation-dependent etch. The
grating pattern remained in the trench. However, it will not be duplicated in
nanoimprint lithography if the cut is sufficiently deep. 共c兲 Cutting gratings at
64 nm pitch. Grating line width is approaching 10 nm. 共d兲 Aligned cuts in
200 nm pitch grating.

IV. CUTTING AND STITCHING OF THE
GRATINGS
The design of an integrated circuit manifests itself
through the interconnection between different line segments,
which could be transistor gates or metal lines. The first step
is to isolate the many line segments residing on a single
grating tooth from each other. Figure 4共a兲 illustrates the process we adopted to cut the gratings. A layer of ZEP 520A
resist 共ZEON Corp.兲 was spun over the gratings at 3000 rpm
for 50 s, followed by the soft baking at 170 ° C for 2 min.
This yielded a thickness of around 450 nm, which was significantly thicker than the depth of the trenches 共180 nm兲 in
the 200 nm pitch grating. ZEP 520A is a positive electronbeam resist and has been widely used due to its much better
dry-etch resistivity than polymethyl-methacrylate. Lines orthogonal to the grating teeth were exposed with electronbeam lithography 共VB6 from Vistec兲. The writing current
was 1 nA and the beam step size was 2 nm. Development
was first carried out in xylene for 40 s, then in methyl isobutyl ketone:isopropyl alcohol 共IPA兲 共1:3兲 for 30 s, and finally
rinsed in IPA before blow dry. After hard baking at 140 ° C
for 2 min, reactive ion etching was done in a high-density
plasma tool 共STS-ASE兲 with a mixture of SF6 and O2 to cut
the gratings. A final O2 plasma etching removed the remaining ZEP 520A. Figure 4共b兲 shows the trench cut across the
J. Vac. Sci. Technol. B, Vol. 27, No. 6, Nov/Dec 2009

grating of 200 nm pitch. We note that the grating pattern
remained in the trenches. However, when the structure is
used as a mold for imprint lithography, the grating pattern
inside the trench will not be transferred to the resist because
it is recessed and will not touch the resist during the imprint
process. We also note the sharp corners at the ends of the
chopped grating teeth. Our exposed pattern in e-beam lithography was simply a straight line without any proximity correction. Therefore, the cutting process can help achieve sharp
corners in e-beam lithography with no proximity correction.
Figure 4共c兲 shows the cutting of grating at 64 nm pitch. Due
to the shallower grating trenches at 64 nm pitch, the ZEP 520
was diluted to achieve a smaller resist thickness 共150 nm兲.
Rectangular dots of around 10⫻ 30 nm2 have been achieved.
For any integrated-circuit pattern, alignment between the
cuts and grating is crucial. To achieve that, square alignment
marks for e-beam lithography was dry etched into the silicon
wafer prior to the interference lithography or e-beam lithography. The alignment marks were placed away from the grating area to be cut and shielded from the lithography exposures. The cuts were then exposed with reference to the
alignment marks. Figure 4共d兲 shows aligned cuts in grating
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those of SiO2. Upon development in TMAH for 1 min, the
exposed areas become the stitches that form the Manhattan
patterns, while unexposed HSQ was removed, leaving the
original gratings. Figure 5共b兲 shows the 20 nm wide HSQ
stitches across 40 nm wide grating teeth. The grating teeth
are horizontal and have a pitch of 200 nm. The middle grating tooth was removed by the cutting process. The grating
trench was about 180 nm deep. Due to the thin resist above
the grating teeth, there were little HSQ over the grating teeth
even if the electron beam scanned through the area during
the exposure. The resulting structure is therefore almost
identical to those formed in one lithography process. Moreover, the rectangle structures in Fig. 5共b兲 have sharp corners,
again without applying proximity correction in EBL. Figure
5共c兲 shows the aligned stitching for 64 nm pitch gratings.
We note that the stitches, formed by HSQ directly exposed by EBL, will have larger sidewall roughness than
those generated with orientation-dependent etch. However,
for integrated circuits, the critical transistor gates are usually
along the grating teeth and the stitches typically are for local
interconnects between the gates. Therefore, the slightly
higher roughness of the HSQ stitches might not have a major
impact on the performance of the circuits.

V. CONCLUSION AND OUTLOOK

(c)

FIG. 5. 共Color online兲 共a兲 Schematic of the stitching process. A negative
e-beam resist, e.g. HSQ, is spun over the grating with cuts. The exposed
HSQ forms the desired stitches. 共b兲 Stitches formed in gratings generated by
IL at 200 nm pitch; 共c兲 Aligned stitches in grating of 64 nm pitch.

teeth. Notice the absence of any recess at the bottom of the
grating trenches, an indication of high alignment accuracy
and exposure dose control.
Certain circuit patterns can be formed by the cutting process only. However, to achieve optimal design, or to translate
a previous design that was not optimized for grating-cutting
technology, one needs to connect some grating segments after the cutting. We call this process “stitching” 关Fig. 5共a兲兴.
The material forming the stitches is HSQ, as it is a negativetone resist and can be transformed into SiO2 after EBL. HSQ
was spin coated onto the grating that had gone through the
cutting process. Contrary to the case of ZEP resist, the thickness of the HSQ was chosen such that little HSQ was on top
of the grating teeth after spinning and baking. For a trench
depth of ⬃180 nm as in the 200 nm pitch grating, the thickness of the HSQ was 220 nm, and for a trench depth of
⬃80 nm as in the 64 nm pitch grating, the thickness of HSQ
was 90 nm. HSQ was baked at 175 and 220 ° C, respectively,
before being exposed at 0.8 nA with 2 nm beam step size.
The exposed or cross-linked areas have similar properties as
JVST B - Microelectronics and Nanometer Structures

We proposed and demonstrated a scheme to generate arbitrary integrated-circuit patterns 共or Manhattan structures兲
via cutting and stitching of gratings. Gratings of 200 nm
pitch were exposed with high-throughput laser interference
lithography, while pitches down to 64 nm were achieved
with electron-beam lithography. The gratings were formed in
the 关110兴 silicon wafers via orientation-dependent wet etch
and were highly smooth. Both aligned cutting and stitching
of grating were achieved for gratings down to 64 nm in
pitch. Stitched gratings were almost identical to those formed
in one lithography step. We also achieved sharp corners using our method without proximity correction in electronbeam lithography.
These formed Manhattan patterns are currently explored
as the templates for duplication via nanoimprint lithography.
The initial results showed that the structures stood well in
thermal nanoimprint process even though the stitched structures are different from the grating teeth. Nevertheless, more
work remains to be done in order to assess the damage
threshold of stitched structures 共in our case, HSQ兲 in comparison to the grating structure 共in our case silicon兲. We note
that the HSQ and silicon have different optical properties,
thus making our structure unsuitable as an optical mask.
However, a nanoimprint template can in principle be duplicated via nanoimprint lithography to form an optical mask,
considering the high line-edge smoothness achieve in our
structure. The goal of our method is to significantly reduce
the time in pattern generation when compared to electronbeam lithography. Quantitative analysis of the time saved
from direct electron-beam write is currently being carried
out. We believe this scheme could potentially be a solution to
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low-cost, fast turnaround manufacturing of low-volume
ASICs.
We also envision that our technology could be used to
repair templates used in nanoimprint lithography or to correct small circuit design errors. The cutting and stitching
process can indeed be viewed as a repair procedure. To this
end, it might also be possible to completely erase part of the
template and replace it with some other design. Therefore
several versions of the same circuit design, but with slightly
different functionality could be conveniently implemented at
the hardware level.
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